OpenAI

Component And Product Quality Engineer Interconnects San Francisco

Comp$123K – $285K

Classified Tasks (35)

Automate 0%Augment 49%Human-Only 51%

Augment (17)

AI assists, human decides

Participate in design reviews to drive quality-by-design.

technical

Conduct DFM/DFx analyses to reduce variation and field failures.

analytical

Define tolerance stacks for interconnect components and assemblies.

technical

Select materials and plating for interconnect components.

technical

Define connector mating strategies to ensure reliable interfaces.

technical

Specify strain relief and assembly methods to reduce variation and field failures.

technical

Define and track quality and reliability metrics (DPPM, yield, escapes, RMA/FRACAS trends, Cpk/Ppk) for interconnects across NPI and mass production.

analytical

Build qualification strategies for cables, connectors, and patch panels covering mechanical, environmental, electrical, and reliability domains.

technical

Execute qualification tests for cables, connectors, and patch panels including test coverage and sample plans.

technical

Define clear pass/fail criteria for qualification tests.

analytical

Define installation criteria and processes for interconnect hardware.

operational

Manage optics termination quality and set fiber standards criteria.

technical

Partner with engineering and operations to perform risk assessments for product ramp.

analytical

Own supplier and contract manufacturer performance management through scorecards.

operational

Optimize assembly processes such as wire preparation, welding/crimping, overmolding/injection molding, plating, and assembly fixturing with suppliers.

technical

Define problem statements for corrective action investigations.

analytical

Partner with SI/PI and test teams to correlate electrical performance issues (link margin, BER, eye closure, impedance discontinuities, PAM4, TDR, VNA) with observed system and component behavior.

technical

Human-Only (18)

Requires human judgment

Own end-to-end quality for high-speed interconnect hardware across the product lifecycle, including early design influence, supplier/contract manufacturer readiness, qualification, ramp, and fleet quality in lab and data center environments.

leadership

Serve as the quality lead for advanced interconnect components and assemblies including high-speed connectors, high-speed copper cables, cable cartridges, patch panels & optics, and backplane/cable-backplane solutions.

leadership

Partner with electrical, mechanical, SI/PI, systems, reliability, operations, and external vendors to prevent escapes and drive rapid, data-driven containment and corrective action.

operational

Capture and apply pilot build learnings during ramp.

operational

Manage change control during NPI and production ramp.

administrative

Conduct readiness reviews at EVT/DVT/PVT/MP or equivalent phases.

operational

Conduct process and quality system audits of suppliers and contract manufacturers.

operational

Follow up on audit findings and close them with verified effectiveness.

operational

Work with suppliers to improve manufacturing throughput for cable and connector assembly processes.

operational

Collaborate with suppliers to improve manufacturing stability for cable and connector assembly processes.

operational

Partner with suppliers to improve yields for cable and connector assembly processes.

operational

Lead rapid containment actions for failures found during bring-up, system integration tests, reliability testing, and fleet deployments.

leadership

Lead root-cause investigations for failures found during bring-up, system integration tests, reliability testing, and fleet deployments.

analytical

Own the end-to-end corrective action process using methodologies such as 8D, 5-Whys, Ishikawa, and DOE as needed.

operational

Isolate variables during root-cause investigations.

analytical

Validate root causes of failures.

analytical

Implement fixes resulting from corrective actions.

operational

Verify effectiveness of implemented corrective actions.

analytical

Job description

--- BEGIN UNTRUSTED EXTERNAL CONTENT (source: https://openai.com/careers/component-and-product-quality-engineer-interconnects-san-francisco/) --- Skip to main contentResearchProductsBusinessDevelopersCompanyFoundation(opens in a new window)Log inTry ChatGPT(opens in a new window)ResearchProductsBusinessDevelopersCompanyFoundation(opens in a new window)Component and Product Quality Engineer, Interconnects | OpenAICareersComponent and Product Quality Engineer, InterconnectsHardware - San FranciscoApply now(opens in a new window)About the TeamOpenAI’s Hardware organization develops silicon and system-level solutions designed for the unique demands of advanced AI workloads. The team is responsible for building the next generation of AI-native silicon while working closely with software and research partners to co-design hardware tightly integrated with AI models. In addition to delivering production-grade silicon for OpenAI’s supercomputing infrastructure, the team also creates custom design tools and methodologies that accelerate innovation and enable hardware optimized specifically for AI.About the RoleOpenAI's Hardware organization builds supercompute platforms from silicon and boards to full rack-scale systems to power advanced AI workloads. This role owns end-to-end quality for high-speed interconnect hardware across the product lifecycle: early design influence, supplier/contract manufacturer readiness, qualification, ramp, and fleet quality in lab and data center environments.You will be the quality lead for advanced interconnect components and assemblies, including high-speed copper cables, cable cartridges, patch panels, backplane/cable-backplane solutions, high-speed connectors, and related electro-mechanical interfaces. You will partner closely with electrical, mechanical, SI/PI, systems, reliability, operations, and external vendors to prevent escapes and drive rapid, data-driven containment and corrective action.In this role you will:Own quality for advanced interconnect components and assemblies: high-speed connectors, high-speed copper cables, cable cartridges (e.g., cable cassette style assemblies), patch panels & optics, and backplane/cable-backplane interconnect solutions.Drive quality-by-design: participate in design reviews, DFM/DFx, tolerance stacks, material and plating selections, connector mating strategy, strain relief, and assembly methods to reduce variation and field failures.Define and track quality and reliability metrics (DPPM, yield, escapes, RMA/FRACAS trends, Cpk/Ppk where applicable) for interconnects across NPI and mass production.Build and execute qualification strategies for cables/connectors/patch panels (mechanical, environmental, electrical, and reliability), including test coverage, sample plans, clear pass/fail criteria, defining installation criteria and processes, optics termination quality management and setting fiber standards criteria.Partner with engineering and operations to drive smooth ramp: risk assessments, pilot build learnings, change control, and readiness reviews (EVT/DVT/PVT/MP or equivalent phases).Own supplier and CM performance management: scorecards, audits (process and quality system), and follow-up to close findings with verified effectivenessWork with suppliers to improve manufacturing throughput, stability, and yields for cable and connector assembly processes (e.g., wire prep, welding/crimping, overmolding/injection molding, plating, and assembly fixturing).Lead rapid containment and root-cause investigations for failures found during bring-up, system integration tests, reliability testing, and fleet deployments.Own the end-to-end corrective action process (8D, 5-Whys, Ishikawa, DOE as needed): define problem statements, isolate variables, validate root cause, implement fixes, and verify effectiveness.Partner with SI/PI and test teams to correlate electrical performance issues (e.g., link margin, BER, eye closure, impedance discontinuities, PAM4, TDR and VNA) with

Source: OpenAI careers · scraped 2026-05-22

Apply at OpenAI